
**Lab 3**

**To Construct Logic Circuits with the help of Boolean Expressions and Vice Versa**

**Hint: For Standard Canonical SOP form we use min-terms and for POS we use max-terms**

**Task 1**

**Identify the logic expression for the circuits given below. Construct the truth table with the help of expression and simulate the circuits to verify each of the truth table. Paste your screenshots here.**



First, identify the gates: And gate and Or Gate


Output Expression=(A).(A.B) + C (A dot brackets A dot B plus C)

**Truth Table**


|  |  |  |  |
| --- | --- | --- | --- |
| **A** | **B** | **C** | **Output** |
| **0** | **0** | **0** | **0** |
| **1** | **0** | **0** | **0** |
| **0** | **1** | **0** | **0** |
| **0** | **0** | **1** | **0** |
| **1** | **1** | **1** | **1** |
| **1** | **1** | **0** | **1** |
| **1** | **0** | **1** | **1** |
| **0** | **1** | **1** | **0** |

**Screenshots of Simulation**


**ABC=000, The Output is 0**

****


**ABC=100 , The Output is 0**

****


**ABC=010,The output is 0**

****


**ABC=001, The Output is 0**




**ABC=111, The Output is 1**

****


**ABC=110 The Output is 1**




**ABC=101 The Output is 1**



ABC=011, The OutPut is 0





First, identify the gates: = And Gate , OR Gate , Not Gate

Output Expression= A.B.C’+B.C’+B’A

**Truth Table**

|  |  |  |  |
| --- | --- | --- | --- |
| **A** | **B** | **C** | **Output** |
| **0** | **0** | **0** | **0** |
| **0** | **0** | **1** | **0** |
| **0** | **1** | **0** | **1** |
| **0** | **1** | **1** | **0** |
| **1** | **0** | **0** | **1** |
| **1** | **1** | **0** | **1** |
| **1** | **1** | **0** | **1** |
| **1** | **1** | **1** | **0** |

**Screenshots of Simulation**

**Task 2**

**Construct the logic circuit for given expressions and devise a truth table. Simulate the circuit using Logicly software to verify the table. Paste your screenshots for your simulated circuit to verify the expressions.**

1. **Y=ABC +A’B’C+AB’C’+AB’C**

**Circuit Diagram (from logicly)**


**Truth Table**

**A B C 0utPut**

|  |  |  |  |
| --- | --- | --- | --- |
| **0** | **0** | **0** | **0** |
| **0** | **0** | **1** | **1** |
| **0** | **1** | **0** | **0** |
| **0** | **1** | **1** | **0** |
| **1** | **0** | **0** | **1** |
| **1** | **0** | **1** | **1** |
| **1** | **1** | **0** | **0** |
| **1** | **1** | **1** | **1** |

1. **Z=(A+B’)(A+B)**

**Circuit Diagram (from Logicly)**

****


**Truth Table**

|  |  |  |
| --- | --- | --- |
| **A** | **B** | **OUTPUT (A+B’)(A+B)** |
| **0** | **0** | **0** |
| **0** | **1** | **0** |
| **1** | **0** | **1** |
| **1** | **1** | **1** |

**Task 3**

**Below is a truth table for a logic circuit. Write Boolean expression using both Canonical SOP form and POS form. Draw the logic diagram from the expression you have devised and simulate that circuit in Logicly. Give all the inputs to it from the above truth table and verity whether your logic expression is correct or not.**

**Paste the screenshot of circuits derived and tested for both the forms (SOP & POS).**

****

**Expression using SOP=** F=A’BC+AB’C’+AB’C+ABC’+ABC

**Screenshots of Logic Diagram (SOP)**

**Expression using POS = (A+B+C)(A+B+C’)(A+B’+C)(A’+B’+C)**

**Screenshots of Logic Diagram (SOP)**